LAST USED
C219V
C2401V
J202V
R202V

[PAGE_TITLE=DVT POWER CONNECTOR]

ROOM=VREG_PWR_CONN
BOM=VREG_PWR_CONN
UNLESS OTHERWISE SPECIFIED





POWER CONNECTOR DECOUPLING
BOM = VREG_CORE

DRAWING
DVT.SCH_1.31
Fri Sep 01 07:29:56 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER	PAGE	REV
	XXXXXX	31	0.13

LAST USED
C0456V

VREG RULES:::

BOM = VREG_CORE
ROOM = VREG_BULK
UNLESS OTHERWISE SPECIFIED



EVERY 3-4 ALONG TRACE
SPECIFIC DEVICE DECOUPLE
SHOULD BE ON DEVICE PG



GENERIC BYPASS
1 PER 9SQ IN



GENERIC PLANE BYPASS
1 SITE PER 4SQ IN



GENERIC PLANE BYPASS
1 SITE PER 4SQ IN

BULK DECOUPLING

[PAGE_TITLE=BULK DECOUPLING]

DRAWING
DVT.SCH_1.32
Fri Sep 01 07:29:51 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER	PAGE	REV
	XXXXXX	32	0.13

CR-33

LAST USED:
BT501V
C501V
CR501V
R501V

UNLESS OTHERWISE SPECIFIED
ROOM = VREG_VBAT
BOM = VREG_CORE

TO BE CHANGED



CAD NOTE: DO NOT PLACE BATTERY NEAR
MOUNTING HOLES, GROUND OR VIAS

BATTERY

[PAGE_TITLE=BATTERY]

DRAWING
DVT.SCH_1.33
Fri Sep 01 07:29:47 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER	PAGE	REV
	XXXXXX	33	0.13

(DONOR_REV=0.04/page5)
(DONOR_PROJ=GOLD_MODULE)
(PROJ_REV=0.13/page33)
(PROJ_NAME=DVT_A--532)
(OWNED_BY=MO)
(MODULE=VREG)
(SOLUTION=SYSTEM_POWER_DELIVEY/INTEL)
(MOD_PAGE=page5)
(LAST_MAKEPROJ: 9/1/00 8:54:32 AM)
(LAST_MAKEGOLD: 3/15/100 4:32:25pm)
(MODIFIED_BY_DE=NJ)
[MOD_REV=0.04]

LEVEL 1
LXT972



IC

NC=9, 10, 44, 65
VCC3=21, 22, 51
GND=7, 11, 13, 14, 15, 16, 18, 25, 26, 32, 41, 50, 61
VCC3=V_LAN_3P3V



[PAGE_TITLE=LAN LXT972]

DRAWING
DVT.SCH_1.34
Fri Sep 01 07:29:42 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER	PAGE	REV
	XXXXXX	34	0.13

RJ45 SP JACK







SMBUS DIAGRAM



TD SLEW RATE CONTROL



[PAGE_TITLE=LAN MISC/SMBUS DIAG]

DRAWING
DVT.SCH_1.35
Fri Sep 01 07:29:38 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER	PAGE	REV
	XXXXXX	35	0.13



[PAGE_TITLE=IDE]

DRAWING
DVT.SCH_1.36
Fri Sep 01 07:29:33 2000

INTEL CONFIDENTIAL

DOCUMENT NUMBER	PAGE	REV
XXXXXX	36	0.13

[DONOR_REV=0.06D]
[DONOR_PROJ=GOLD_MODULE]
[PROJ_REV=0.13/page36]
[PROJ_NAME=DVT_A--532]
[OWNED_BY=MO]
[MODULE=NONE]
[MOD_PAGE=PAGES]
[LAST_MAKEPROJ: 9/1/00 8:54:33 AM]
[LAST_MAKEGOLD: 4/20/00 10:03:55 AM]
[MODIFIED_BY_DE=NJ]
[MOD_REV=0.06D]

LAST_USED:

NO RESISTOR
NO CAPACITOR
NO RES PAK
NO TEST POINT

ATTRIBUTES:

BOM=AUDIO
ROOM=AUD_CODEC



[PAGE_TITLE=AUDIO CODEC]

DRAWING
DVT.SCH_1.37
Fri Sep 01 07:29:28 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER	PAGE	REV
	XXXXXX	37	0.13

ATTRIBUTES:
BOM=AUDIO
ROOM=AUD_AMP



{MODULE=AUDIO} {SOLUTION=AUDIO\AUDIO--372} {MOD_PAGE=PAGE27} {MOD_REV=0.66C}
{PAGE_TITLE=AUDIO NO POP}
{LAST_MAKEGOLD: 6/27/00 1:10:42 AM}
{DONOR_REV=0.66C} {DONOR_PROJ=GOLD_MODULE}
{PROJ_REV=0.13/page38} {PROJ_NAME=DVT_A--532}
{OWNED_BY=MO}
{LAST_MAKEPROJ: 9/1/00 8:54:34 AM}
{MODIFIED_BY_DE=NJ}


9_V_REGULATED
LINE_OUT_R
BIAS_R
LINE_OUT_L
BIAS_L
OUTPUT_CLAMP_R
OUTPUT_CLAMP_L
AUD_LINEOUT_R
AUD_LINEOUT_L
AUDIO AMPLIFIER
[PAGE_TITLE=AUDIO AMPLIFIER]
DRAWING
DVT.SCH_1.39
Fri Sep 01 07:29:19 2000
INTEL
CONFIDENTIAL
DOCUMENT NUMBER
XXXXXX
PAGE
39
REV
0.13



AUDIO VREG AND BIAS

DRAWING
DVT.SCH_1.40
Fri Sep 01 07:29:15 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER	PAGE	REV
	XXXXXX	40	

[PAGE_TITLE=AUDIO VREG AND BIAS]

CR-41

{FULL_ID=532-41-9426} {PAGE_INFO_ID=9426} {OWNED_BY=DE} {MODULE_ID=532-41-9426} {DONOR_ID=532-41-9426}

BLANK PAGE

[PAGE_TITLE=BLANK PAGE]

DRAWING
DVT.SCH_1.41
Fri Sep 1 08:19:02 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER	PAGE	REV
	XXXXXX	41	

{DONOR_REV=}
{DONOR_PROJ=}

{PROJ_REV=0.13/page=41}
{PROJ_NAME=DVT_A--532}

{MODULE=NONE}

{LAST_MAKEPROJ: 9/1/00 8:54:35 AM}


LAST_USED:
FB6
R16
C41
VERIFY FERRITE VALUE/MAX CURRENT
450
80
400MA
BROAD
PLACE CLOSE TO PINS
PLACE CLOSE TO PIN
PLACE RPAKS NEAR NV2A
U3
CX870
IC
V_1P5_VTT
V_DVO_FB
VCC3
DVO_D<12..1>
DVO_HSYNC*
DVO_VSYNC*
DVO_BLANK*
DVO_DEFAULT
DVO_COMP
DVO_FSADJ
DVO_VBIAS
DVO_VREF
DVO_VDD_VREFR
TP37_FIELD
DVO_CLKOR
DVO_CLKO
SMB_SCL
SMB_SDA
DVO_CLK_IN
PCI_RESET*2
DVO_RESET_R*
DVO_XTLBFO
DVO_XTALBFO_R
VID_NB_CK_13P5M
DACD_CVBS_F
DACD_CVBS
DACA_X_F
DACA_Y
DACB_C_F
DACB_C
DACC_SCART_F
DACC_SCART
DAC TVOUT HDTV SCART
D CVSB(COMP) PR R
A Y(LUMA) L HD G
B C(CHROMA) B + PB B
C N/A N/A COMP
RESET CONFIGURATION (DEFAULT)
[0] [1]
SLEEP NORMAL SLEEP
SLAVE MASTER SLAVE
PAL NTSC PAL
ALTADDR ADDRX88 ADDRX8A
CX870/871 VIDEO-ENCODER
[PAGE_TITLE=VIDEO DAC AND TV ENCODER]
DRAWING
DVT.SCH_1.42
Fri Sep 1 08:19:02 2000
INTEL CONFIDENTIAL
DOCUMENT NUMBER
XXXXXX
PAGE
42
REV
0.13



[PAGE_TITLE=AV CONNECTOR]

DRAWING
DVT.SCH_1.43
Fri Sep 01 07:29:00 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER	PAGE	REV
	XXXXXX	43	0.13

LABELS

628492-001
LB1
LABEL

1375X250_TARGET

INTEL INTELLIGENT SERIAL NUMBER TARGET.

MOUNTING HOLES

MTG2 MTG_HOLE NC9 9 EMPTY GND=1, 2, 3, 4, 5, 6, 7, 8

MTG7 MTG_HOLE NC9 9 EMPTY GND=1, 2, 3, 4, 5, 6, 7, 8

MTG1 MTG_HOLE NC9 9 EMPTY GND=1, 2, 3, 4, 5, 6, 7, 8

MTG6 MTG_HOLE NC9 9 EMPTY GND=1, 2, 3, 4, 5, 6, 7, 8

MTG8 MTG_HOLE NC9 9 EMPTY GND=1, 2, 3, 4, 5, 6, 7, 8

MTG9 MTG_HOLE NC9 9 EMPTY GND=1, 2, 3, 4, 5, 6, 7, 8

MTG5 MTG_HOLE NC9 9 EMPTY GND=1, 2, 3, 4, 5, 6, 7, 8

MTG4 MTG_HOLE NC9 9 EMPTY GND=1, 2, 3, 4, 5, 6, 7, 8

MTG3 MTG_HOLE NC9 9 EMPTY GND=1, 2, 3, 4, 5, 6, 7, 8

[PAGE_TITLE=LABELS]



X-BUS FLASH

ROOM = FLASH BOM = ISA_FLASH

[PAGE_TITLE=FLASH]

DRAWING
DVT.SCH_1.45
Fri Sep 01 07:28:51 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER	PAGE	REV
	XXXXXX	45	0.13


30MIL TRACES
USB UP
[PAGE_TITLE=USG_PWR_SWITCH_FRONT]
CSYNC
R153 CSYNC_1
R163 CSYNC_2
R152 CSYNC_3
R158 CSYNC_4
VCC3
RP37
U22
IMP2524
VBUSENB1
OVERCRNT_1*
OVERCRNT_2*
VBUSENB2
VBUSENB3
OVERCRNT_3*
OVERCRNT_4*
VBUSENB4
USBPWR_1
USBPWR_2
USBPWR_3
USBPWR_4
J11 2X6HDR
J10 2X6HDR
HDR
RP36
RP38
USB_1FB
USB_1FB*
USB_2FB
USB_2FB*
USB_3FB
USB_3FB*
USB_4FB
USB_4FB*
PLACE NEAR CONN
7.5MIL TRACE
USB_1R
USB_1R*
USB_2R
USB_2R*
USB_3R
USB_3R*
USB_4R
USB_4R*
USB_1
USB_1*
USB_2
USB_2*
USB_3
USB_3*
USB_4
USB_4*
DRAWING
DVT.SCH_1.46
Fri Sep 01 07:28:47 2000
INTEL CONFIDENTIAL
DOCUMENT NUMBER
XXXXXX
PAGE
46
REV
0.13



[PAGE_TITLE=USB_PWR_SWITCH_BACK]

DRAWING
DVT.SCH_1.47
Fri Sep 01 07:28:42 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER	PAGE	REV
	XXXXXX	47	0.13



DVD PWR CONTROL





FAN CONTROL



FRONT PANEL



DVD MOUNTING SLOTS



PIC16C63A
FAN CONTROL
FRONT PANEL CONN
DVD PWR CNTL CONN

[PAGE_TITLE=PIC/FAN/DVD PWR/FRONT PANEL]

DRAWING
DVT.SCH_1.48
Fri Sep 01 07:28:38 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER	PAGE	REV
	XXXXXX	48	0.13

CR-49

BLANK PAGE

[PAGE_TITLE=BLANK PAGE]

DRAWING
DVT.SCH_1.49
Fri Sep 1 08:19:02 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER	PAGE	REV
	XXXXXX	49	

[FULL_ID=532-44-8228] [PAGE_INFO_ID=8228] [OWNED_BY=DE] [MODULE_ID=532-44-8228] [DONOR_ID=532-44-8228]

[DONOR_REV=]
[DONOR_PROJ=]
[PROJ_REV=0.13/page=49]
[PROJ_NAME=DVT_A--532]
[MODULE=NONE]
[LAST_MAKEPROJ: 9/1/00 8:54:38 AM]

REFERENCE DESIGNATOR AND CORRESPONDING PAGE LOCATION (818 REFDES)

BH1	33	C161	40	C2121A	21	C240	25	C455V	32	MTG1	44	R152	46	R37	10	RP30	36
C0425V	32	C162	39	C2122	22	C241	25	C456V	32	MTG10	48	R153	46	R38	10	RP31	36
C0426V	32	C163	42	C2122A	21	C242	25	C45	30	MTG11	48	R154	46	R39	10	RP32	18
C0427V	32	C164	37	C2123	22	C243	25	C47	32	MTG2	44	R155	46	R4	39	RP33	18
C0428V	32	C165	37	C2123A	21	C244	25	C48	30	MTG3	44	R156	46	R40	35	RP34	18
C0429V	32	C166	39	C2124	22	C245	32	C49	30	MTG4	44	R157	46	R41	42	RP35	18
C0430V	32	C167	39	C2124A	21	C246	25	C5	42	MTG5	44	R158	46	R42	35	RP36	46
C0431V	32	C168	40	C2125	22	C247	27	C50	42	MTG6	44	R159	46	R43	10	RP37	46
C0432V	32	C169	40	C2125A	21	C248	27	C51	34	MTG7	44	R16	35	R44	10	RP38	46
C1	32	C17	37	C2126A	21	C249	27	C52	34	MTG8	44	R160	48	R45	10	RP39	17
C10	39	C170	42	C2127A	21	C25	39	C53	34	MTG9	44	R161	46	R46	35	RP4	42
C100	25	C171	40	C2128A	21	C250	27	C54	34	Q1	48	R162	46	R47	10	RP40	17
C1001V	26	C172	40	C2129A	21	C251	27	C55	30	Q10	33	R163	46	R48	10	RP41	17
C1002V	26	C173	39	C213	11	C252	25	C56	48	Q11	33	R164	48	R49	10	RP42	17
C1003V	26	C174	42	C2130A	21	C253	16	C57	28	Q12	29	R165	48	R5	39	RP43	17
C1004V	26	C175	42	C2131A	21	C254	29	C58	13	Q13	29	R166	46	R50	10	RP44	42
C1005V	26	C176	30	C2132A	21	C255	29	C59	13	Q14	30	R167	46	R51	10	RP45	42
C1006V	26	C177	30	C2133A	21	C256	29	C6	39	Q15	42	R168	42	R52	10	RP46	19
C1007V	26	C178	28	C2134A	21	C257	29	C60	13	Q16	40	R169	42	R53	47	RP47	19
C1008V	26	C179	28	C2135A	21	C26	39	C61	28	Q17	40	R17	39	R54	34	RP48	19
C1009V	26	C18	39	C2136	22	C27	35	C62	28	Q18	42	R170	42	R55	34	RP49	17
C101	33	C180	7	C2136A	21	C28	35	C63	28	Q19	42	R171	42	R56	34	RP5	19
C1010V	26	C181	7	C2137	22	C29	35	C64	28	Q2	38	R172	30	R57	34	RP50	17
C1011V	26	C182	9	C2137A	21	C3	42	C65	28	Q20	42	R173	40	R58	48	RP51	17
C1012V	26	C183	9	C2138	22	C30	35	C66	28	Q21	40	R174	40	R59	12	RP52	17
C1013V	26	C184	9	C2138A	21	C31	34	C67	7	Q22	25	R175	40	R6	39	RP53	17
C1014V	26	C185	9	C2139	22	C32	47	C68	7	Q3	38	R176	40	R60	12	RP54	19
C102	31	C186	9	C2139A	21	C33	38	C69	32	Q4	38	R177	40	R61	48	RP55	19
C103	27	C187	9	C214	8	C34	39	C7	40	Q5	38	R178	40	R62	34	RP56	20
C104	30	C188	8	C2140	22	C35	34	C70	7	Q6	38	R179	40	R63	34	RP57	20
C105	30	C189	8	C2140A	21	C36	40	C71	14	Q7	40	R18	39	R64	12	RP58	20
C106	25	C19	38	C2141	22	C3606C	8	C72	27	Q8	25	R180	40	R65	12	RP59	20
C107	25	C190	9	C2141A	21	C3607C	8	C73	26	Q9	27	R181	39	R66	12	RP6	19
C108	31	C1905	9	C2142	22	C3608C	8	C74	26	R1	48	R182	39	R67	12	RP60	18
C109	30	C191	11	C2142A	21	C3616C	8	C75	26	R10	38	R183	42	R68	36	RP61	18
C11	47	C1912	9	C2143	22	C3617C	8	C76	32	R100	5	R184	23	R69	11	RP62	18
C110	27	C192	9	C2143A	21	C3619C	8	C77	26	R101	7	R185	40	R7	39	RP63	18
C111	27	C193	9	C2144	22	C3631C	8	C78	27	R102	6	R186	40	R70	42	RP64	18
C112	31	C194	22	C2144A	21	C3632C	8	C79	11	R103	7	R187	39	R71	28	RP65	18
C113	30	C195	22	C2145	22	C3633C	8	C8	42	R104	6	R188	23	R72	36	RP66	36
C114	30	C196	22	C2145A	21	C3634C	8	C80	11	R105	7	R189	42	R73	5	RP67	36
C115	29	C197	22	C2146	22	C3635C	8	C81	11	R106	36	R19	47	R74	13	RP68	36
C116	29	C198	22	C2146A	21	C3636C	8	C82	31	R107	7	R190	19	R75	13	RP69	36
C117	30	C199	22	C2147	22	C3637C	8	C83	31	R108	7	R191	19	R76	13	RP7	19
C118	25	C2	32	C2147A	21	C3638C	8	C84	26	R109	7	R192	12	R77	35	RP70	18
C119	30	C20	48	C2148	22	C3639C	8	C85	23	R11	42	R193	12	R78	6	RP71	18
C12	47	C200	9	C2148A	21	C3640C	8	C86	23	R110	6	R194	12	R79	28	RP72	18
C120	32	C201	8	C2149	22	C3641C	8	C87	23	R111	19	R195	12	R8	39	RP73	18
C121	31	C202	8	C2149A	21	C3642C	8	C88	31	R112	7	R196	12	R80	28	RP8	17
C122	31	C203	8	C215	8	C3643C	8	C89	31	R113	7	R197	12	R81	7	RP9	17,18
C123	31	C204	11	C2150	22	C3644C	8	C9	37	R114	23	R198	19	R82	45	RT1	47
C124	31	C205	9	C2150A	21	C3645C	8	C90	23	R115	24	R199	11	R83	13	U1	37
C125	46	C206	8	C2151	22	C37	39	C91	23	R116	20	R2	48	R84	28	U10	28
C126	46	C207	8	C2151A	21	C38	34	C92	15	R117	27	R20	47	R85	28	U11	35
C127	31	C208	8	C2152	22	C39	37	C93	29	R118	23	R200	11	R86	7	U12	5-7
C128	25	C209	9	C2152A	21	C4	39	C94	31	R119	27	R201	10	R87	6	U13	45
C129	25	C21	32	C2153	22	C40	30	C95	31	R12	38	R202	20	R88	36	U14	11
C13	40	C210	9	C2153A	21	C41	39	C96	31	R120	27	R203	25	R89	13	U15	14
C130	46	C2101	22	C2154A	21	C417V	32	C97	30	R121	25	R204	25	R9	42	U16	23,24
C131	46	C2101A	21	C2155A	21	C418V	32	C98	31	R122	25	R205	25	R90	6	U17	27
C132	46	C2102A	21	C2156A	21	C419V	32	C99	25	R123	23	R206	25	R91	7	U18	16
C133	46	C2103A	21	C2157A	21	C42	47	CR1	13	R124	23	R207	25	R92	5	U19	15
C134	31	C2104A	21	C2158A	21	C420V	32	CR2	15	R125	23	R208	25	R93	6	U2	39
C135	29	C2105A	21	C2159A	21	C421V	32	FB1	39	R126	36	R209	25	R94	36	U20	29
C136	46	C2106A	21	C216	8	C422V	32	FB2	39	R127	20	R21	37	R95	7	U21	30
C137	46	C2107A	21	C2160A	21	C423V	32	FB3	42	R128	20	R210	25	R96	5	U22	46
C138	46	C2108	22	C217	22	C424V	32	FB4	34	R129	25	R211	25	R97	6	U23	13
C139	46	C2108A	21	C218	8	C43	30	FB5	28	R13	47	R212	25	R98	5	U24	14
C14	37	C2109A	21	C219	8	C433V	32	FB6	11	R130	27	R213	25	R99	36	U25	25
C140	30	C211	11	C22	39	C434V	32	FB7	23	R131	25	R214	25	RP1	47	U26	16
C141	46	C2110	22	C220	8	C435V	32	J1	47	R132	15	R215	25	RP10	17	U27	15
C142	27	C2110A	21	C221	8	C436V	32	J10	46	R133	15	R216	25	RP11	17	U28	27
C143	46	C2111	22	C222	7	C437V	32	J11	46	R134	15	R217	36	RP12	17	U29	27
C144	46	C2111A	21	C223	22	C438V	32	J2	43	R135	33	R218	20	RP13	19	U3	42
C145	46	C2112	22	C224	22	C439V	32	J3	48	R136	33	R219	20	RP14	17,18	U4	47
C146	46	C2112A	21	C225	9	C44	30	J4	35	R137	29	R22	38	RP15	17	U5	34
C147	46	C2113	22	C226	22	C440V	32	J5	48	R138	29	R220	25	RP16	17	U6	30
C148	46	C2113A	21	C227	9	C441V	32	J6	10	R139	29	R23	38	RP17	17	U7	30
C149	42	C2114A	21	C228	9	C442V	32	J7	36	R14	47	R24	35	RP18	17,18	U8	13
C15	42	C2115A	21	C229	9	C443V	32	J8	31	R140	46	R25	35	RP19	20	U9	48
C150	42	C2116	22	C23	39	C444V	32	J9	48	R141	46	R26	34	RP2	34	Y1	28
C151	42	C2116A	21	C230	22	C445V	32	L1	42	R142	29	R27	6	RP20	20	Y2	23
C152	42	C2117	22	C231	22	C446V	32	L10	27	R143	46	R28	42	RP21	20		
C153	42	C2117A	21	C232	22	C447V	32	L2	42	R144	46	R29	39	RP22	20		
C154	42	C2118	22	C233	22	C448V	32	L3	42	R145	46	R3	42	RP23	18		
C155	42	C2118A	21	C234	22	C449V	32	L4	42	R146	46	R30	37	RP24	18		
C156	42	C2119	22	C235	22	C45	10	L5	7	R147	46	R31	35	RP25	18		
C157	42	C2119A	21	C236	22	C450V	32	L6	27	R148	46	R32	39	RP26	18		
C158	42	C212	22	C237	22	C451V	32	L7	25	R149	29	R33	42	RP27	18		
C159	42	C2120	22	C238	7	C452V	32	L8	29	R15	35	R34	37	RP28	18		
C16	37	C2120A	21	C239	25	C453V	32	L9	25	R150	29	R35	37	RP29	36		
C160	42	C2121	22	C24	48	C454V	32	LB1	44	R151	29	R36	10	RP3	34		

[PAGE_TITLE=CREF]

DRAWING
DVT.SCH_1.50
Fri Sep 01 07:28:28 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER	PAGE	REV
		50	0.13

SIGNAL NAME AND CORRESPONDING PAGE LOCATION (TOTAL 984 NETS, 979 SHOWN)

the following signals are purposely omitted:
+12V
-12V
GND
VCC
VCC3

9_V_REGULATED	39,40	HD_R_PDD7	36	H_D#52	5,11	IDE_PRI_RST_R#	36	M_A_ADDR6	13,19
AUD_5V_ANALOG	37,40	HD_R_PDD8	36	H_D#53	5,11	IDE_RST#	36	M_A_ADDR7	13,19
AUD_BCLK	23,37	HD_R_PDD9	36	H_D#54	5,11	LAN_ACTIVITY_LINK	34,35	M_A_ADDR8	13,19
AUD_CK_24M	28,37	H_A#10	5,11	H_D#55	5,11	LAN_ADDR0	34	M_A_ADDR9	13,19
AUD_CK_24M_R	28	H_A#11	5,11	H_D#56	5,11	LAN_CK_25M	28,34	M_A_ADDR_R0	11,19
AUD_CLAMP	38,48	H_A#12	5,11	H_D#57	5,11	LAN_CK_25M_R	26	M_A_ADDR_R1	11,19
AUD_LINEOUT_L	39,43	H_A#13	5,11	H_D#58	5,11	LAN_CLK_2_5M_RX	23,34	M_A_ADDR_R10	11,19
AUD_LINEOUT_R	39,43	H_A#14	5,11	H_D#59	5,11	LAN_CLK_2_5M_TX	23,34	M_A_ADDR_R11	11,19
AUD_LINK_BCLK_CODEC_R	37	H_A#15	5,11	H_D#6	5,11	LAN_LEVEL1_TXSLEW0	34,35	M_A_ADDR_R12	11,19
AUD_LINK_SDI_CODEC_R	37	H_A#16	5,11	H_D#60	5,11	LAN_LEVEL1_TXSLEW1	34,35	M_A_ADDR_R13	11,19
AUD_RST#	23,37	H_A#17	5,11	H_D#61	5,11	LAN_MII_COL	23,34	M_A_ADDR_R2	11,19
AUD_SDI0	23,37	H_A#18	5,11	H_D#62	5,11	LAN_MII_CRS	23,34	M_A_ADDR_R3	11,19
AUD_SDO	23,37	H_A#19	5,11	H_D#63	5,11	LAN_MII_RX_DV	23,34	M_A_ADDR_R4	11,19
AUD_SYNC	23,37	H_A#20	5,11	H_D#7	5,11	LAN_MII_RX_ER	23,34	M_A_ADDR_R5	11,19
AUD_TRANSIENT_CTRL	38	H_A#21	5,11	H_D#8	5,11	LAN_MII_TX_EN	23,34	M_A_ADDR_R6	11,19
AUD_TR_CTRL_D1_P38	38	H_A#22	5,11	H_D#9	5,11	LAN_RD_N	34,35	M_A_ADDR_R7	11,19
AUD_TR_CTRL_D2_P38	38	H_A#23	5,11	H_DBSY#	6,11	LAN_RD_P	34,35	M_A_ADDR_R8	11,19
AUD_TR_CTRL_Q2_P38	38	H_A#24	5,11	H_DEFER#	6,11	LAN_SPEED	34,35	M_A_ADDR_R9	11,19
BGA2_BREQ0_C6	6	H_A#25	5,11	H_DRDY#	6,11	LAN_TD_N	34,35	M_A_CAS#	13,19
BIAS_L	39,40	H_A#26	5,11	H_FERR#	5,24	LAN_TD_P	34,35	M_A_CAS_R#	11,19
BIAS_R	39,40	H_A#27	5,11	H_HIT#	6,11	LDT_RESET#	11,23	M_A_CLK	13,19
CK_H_133M_CPU	5,10,11	H_A#28	5,11	H_HITM#	6,11	LDT_RXD#0	11,23	M_A_CLK#	13,19
CK_H_133M_FB	11	H_A#29	5,11	H_IGNNE#	5,24	LDT_RXD#1	11,23	M_A_CLK_R	11,19
CK_H_PICCLK	6,11	H_A#3	5,11	H_INIT#	5,24	LDT_RXD#2	11,23	M_A_CLK_R#	11,19
CK_ITP_133M	10	H_A#30	5,11	H_INTR	5,24	LDT_RXD#3	11,23	M_A_CS#0	11,13
CSYNC	11,46,47	H_A#31	5,11	H_LOCK#	6,11	LDT_RXD#4	11,23	M_A_CS#1	11,13
CSYNC_1	46	H_A#4	5,11	H_NMI	6,24	LDT_RXD#5	11,23	M_A_DATA0	11,13,17
CSYNC_2	46	H_A#5	5,11	H_PRDY#	5,10	LDT_RXD#6	11,23	M_A_DATA1	11,13,17
CSYNC_3	46	H_A#6	5,11	H_PREQ#	5,10	LDT_RXD#7	11,23	M_A_DATA10	11,13,17
CSYNC_4	46	H_A#7	5,11	H_REQ#0	6,11	LDT_RXD#8	11,23	M_A_DATA11	11,13,17
DACA_Y	42,43	H_A#8	5,11	H_REQ#1	6,11	LDT_RXD0	11,23	M_A_DATA12	11,13,17
DACA_Y_F	42	H_A#9	5,11	H_REQ#2	6,11	LDT_RXD1	11,23	M_A_DATA13	11,13,17
DACB_C	42,43	H_A20M#	5,24	H_REQ#3	6,11	LDT_RXD2	11,23	M_A_DATA14	11,13,17
DACB_C_F	42	H_ADS#	6,11	H_REQ#4	6,11	LDT_RXD3	11,23	M_A_DATA15	11,13,17
DACC_SCART	42,43	H_BNR#	6,11	H_RS#0	6,11	LDT_RXD4	11,23	M_A_DATA16	11,13,17
DACC_SCART_F	42	H_BPRI#	6,11	H_RS#1	6,11	LDT_RXD5	11,23	M_A_DATA17	11,13,17
DACD_CVBS	42,43	H_CPU_RST#	6,10,11,24	H_RS#2	6,11	LDT_RXD6	11,23	M_A_DATA18	11,13,17
DACD_CVBS_F	42	H_D#0	5,11	H_SMI#	6,24	LDT_RXD7	11,23	M_A_DATA19	11,13,17
DVDEJECT	48	H_D#1	5,11	H_TCK	5,10	LDT_RXD8	11,23	M_A_DATA2	11,13,17
DVD_ACTIVE	48	H_D#10	5,11	H_TDI	5,10	LDT_RX_CK	11,23	M_A_DATA20	11,13,17
DVD_BLANK#	42	H_D#11	5,11	H_TDO	5,10	LDT_RX_CK#	11,23	M_A_DATA21	11,13,17
DVO_CLKO	11,42	H_D#12	5,11	H_THERMN	7	LDT_TXD#0	11,23	M_A_DATA22	11,13,17
DVO_CLKOR	42	H_D#13	5,11	H_THERMP	7	LDT_TXD#1	11,23	M_A_DATA23	11,13,17
DVO_CLK_IN	11,42	H_D#14	5,11	H_TMS	5,10	LDT_TXD#2	11,23	M_A_DATA24	11,13,17
DVO_COMP	42	H_D#15	5,11	H_TRDY#	6,11	LDT_TXD#3	11,23	M_A_DATA25	11,13,17
DVO_D1	11,12,42	H_D#16	5,11	H_TRST#	5,10	LDT_TXD#4	11,23	M_A_DATA26	11,13,17
DVO_D10	11,42	H_D#17	5,11	H_VID0	25	LDT_TXD#5	11,23	M_A_DATA27	11,13,17
DVO_D11	11,42	H_D#18	5,11	H_VID1	25	LDT_TXD#6	11,23	M_A_DATA28	11,13,17
DVO_D12	11,42	H_D#19	5,11	IDE_IRQ14_R	36	LDT_TXD#7	11,23	M_A_DATA29	11,13,17
DVO_D2	11,12,42	H_D#20	5,11	IDE_PDA0	23,36	LDT_TXD#8	11,23	M_A_DATA3	11,13,17
DVO_D3	11,12,42	H_D#21	5,11	IDE_PDA1	23,36	LDT_TXD0	11,23	M_A_DATA30	11,13,17
DVO_D4	11,12,42	H_D#22	5,11	IDE_PDA2	23,36	LDT_TXD1	11,23	M_A_DATA31	11,13,17
DVO_D5	11,12,42	H_D#23	5,11	IDE_PDA_R0	36	LDT_TXD2	11,23	M_A_DATA4	11,13,17
DVO_D6	11,12,42	H_D#24	5,11	IDE_PDA_R1	36	LDT_TXD3	11,23	M_A_DATA5	11,13,17
DVO_D7	11,42	H_D#25	5,11	IDE_PDA_R2	36	LDT_TXD4	11,23	M_A_DATA6	11,13,17
DVO_D8	11,42	H_D#26	5,11	IDE_PDCS1#	23,36	LDT_TXD5	11,23	M_A_DATA7	11,13,17
DVO_D9	11,42	H_D#27	5,11	IDE_PDCS1_R#	36	LDT_TXD6	11,23	M_A_DATA8	11,13,17
DVO_FSADJ	42	H_D#28	5,11	IDE_PDCS3#	23,36	LDT_TXD7	11,23	M_A_DATA9	11,13,17
DVO_HSYNC#	11,42,43	H_D#29	5,11	IDE_PDCS3_R#	36	LDT_TXD8	11,23	M_A_DQM0	11,13,17
DVO_RESET_R#	42	H_D#3	5,11	IDE_PDD0	23,36	LDT_TX_CK	11,23	M_A_DQM1	11,13,17
DVO_VBIAS	42	H_D#30	5,11	IDE_PDD1	23,36	LDT_TX_CK#	11,23	M_A_DQM2	11,13,17
DVO_VDD_VREFR	42	H_D#31	5,11	IDE_PDD10	23,36	LINE_OUT_L	37,39	M_A_DQM3	11,13,17
DVO_VREF	42	H_D#32	5,11	IDE_PDD11	23,36	LINE_OUT_R	37,39	M_A_DQS	11,13,17
DVO_VSYNC#	11,42,43	H_D#33	5,11	IDE_PDD12	23,36	MCP_VDD_PLL	23	M_A_RAS#	13,19
DVO_XTALBFO_R	42	H_D#34	5,11	IDE_PDD13	23,36	MII_MDC	23,34	M_A_RAS_R#	11,19
DVO_XTLBFO	23,42	H_D#35	5,11	IDE_PDD14	23,36	MII_MDIO	23,34	M_A_WE#	13,19
EJECT_SW	48	H_D#36	5,11	IDE_PDD15	23,36	MII_RXD0	23,34	M_A_WE_R#	11,19
FANPWM1	48	H_D#37	5,11	IDE_PDD2	23,36	MII_RXD1	23,34	M_B_ADDR0	14,19
FANPWM1_DRV	48	H_D#38	5,11	IDE_PDD3	23,36	MII_RXD2	23,34	M_B_ADDR1	14,19
FANPWM1_R	48	H_D#39	5,11	IDE_PDD4	23,36	MII_RXD3	23,34	M_B_ADDR10	14,19
FWENB	23,45	H_D#4	5,11	IDE_PDD5	23,36	MII_TXD0	23,34	M_B_ADDR11	14,19
GREEN_LED	48	H_D#40	5,11	IDE_PDD6	23,36	MII_TXD1	23,34	M_B_ADDR12	14,19
HD_R_PDD0	36	H_D#41	5,11	IDE_PDD7	23,36	MII_TXD2	23,34	M_B_ADDR13	14,19
HD_R_PDD1	36	H_D#42	5,11	IDE_PDD8	23,36	MII_TXD3	23,34	M_B_ADDR2	14,19
HD_R_PDD10	36	H_D#43	5,11	IDE_PDD9	23,36	M_AB_CKE	13,14	M_B_ADDR3	14,19
HD_R_PDD11	36	H_D#44	5,11	IDE_PDDACK#	23,36	M_A_ADDR0	13,19	M_B_ADDR4	14,19
HD_R_PDD12	36	H_D#45	5,11	IDE_PDDACK_R#	36	M_A_ADDR1	13,19	M_B_ADDR5	14,19
HD_R_PDD13	36	H_D#46	5,11	IDE_PDDREQ	23,36	M_A_ADDR10	13,19	M_B_ADDR6	14,19
HD_R_PDD14	36	H_D#47	5,11	IDE_PDDREQ_R	36	M_A_ADDR11	13,19	M_B_ADDR7	14,19
HD_R_PDD15	36	H_D#48	5,11	IDE_PDIOR#	23,36	M_A_ADDR12	13,19	M_B_ADDR8	14,19
HD_R_PDD2	36	H_D#49	5,11	IDE_PDIOR_R#	36	M_A_ADDR13	13,19	M_B_ADDR9	14,19
HD_R_PDD3	36	H_D#5	5,11	IDE_PDIOW#	23,36	M_A_ADDR2	13,19	M_B_ADDR_R0	11,19
HD_R_PDD4	36	H_D#50	5,11	IDE_PDIOW_R#	36	M_A_ADDR3	13,19	M_B_ADDR_R1	11,19
HD_R_PDD5	36	H_D#51	5,11	IDE_PINTR	23,36	M_A_ADDR4	13,19	M_B_ADDR_R10	11,19
HD_R_PDD6	36	H_D#52	5,11	IDE_PIORDY	23,36	M_A_ADDR5	13,19	M_B_ADDR_R11	11,19

[PAGE_TITLE=CREF]

DRAWING
DVT.SCH_1.S1
Fri Sep 01 07:28:25 2000

INTEL CONFIDENTIAL | DOCUMENT NUMBER | PAGE S1 | REV 0.13

M_B_ADDR_R12	11,19	M_C_CS*0	11,15	M_D_DATA22	11,16,18
M_B_ADDR_R13	11,19	M_C_CS*1	11,15	M_D_DATA23	11,16,18
M_B_ADDR_R2	11,19	M_C_DATA0	11,15,18	M_D_DATA24	11,16,18
M_B_ADDR_R3	11,19	M_C_DATA1	11,15,18	M_D_DATA25	11,16,18
M_B_ADDR_R4	11,19	M_C_DATA10	11,15,18	M_D_DATA26	11,16,18
M_B_ADDR_R5	11,19	M_C_DATA11	11,15,18	M_D_DATA27	11,16,18
M_B_ADDR_R6	11,19	M_C_DATA12	11,15,18	M_D_DATA28	11,16,18
M_B_ADDR_R7	11,19	M_C_DATA13	11,15,18	M_D_DATA29	11,16,18
M_B_ADDR_R8	11,19	M_C_DATA14	11,15,18	M_D_DATA3	11,16,18
M_B_ADDR_R9	11,19	M_C_DATA15	11,15,18	M_D_DATA30	11,16,18
M_B_CAS*	14,19	M_C_DATA16	11,15,18	M_D_DATA31	11,16,18
M_B_CAS_R*	11,19	M_C_DATA17	11,15,18	M_D_DATA4	11,16,18
M_B_CLK	14,19	M_C_DATA18	11,15,18	M_D_DATA5	11,16,18
M_B_CLK*	14,19	M_C_DATA19	11,15,18	M_D_DATA6	11,16,18
M_B_CLK_R	11,19	M_C_DATA2	11,15,18	M_D_DATA7	11,16,18
M_B_CLK_R*	11,19	M_C_DATA20	11,15,18	M_D_DATA8	11,16,18
M_B_CS*0	11,14	M_C_DATA21	11,15,18	M_D_DATA9	11,16,18
M_B_CS*1	11,14	M_C_DATA22	11,15,18	M_D_DQM0	11,16,18
M_B_DATA0	11,14,17	M_C_DATA23	11,15,18	M_D_DQM1	11,16,18
M_B_DATA1	11,14,17	M_C_DATA24	11,15,18	M_D_DQM2	11,16,18
M_B_DATA10	11,14,17	M_C_DATA25	11,15,18	M_D_DQM3	11,16,18
M_B_DATA11	11,14,17	M_C_DATA26	11,15,18	M_D_DQS	11,16,18
M_B_DATA12	11,14,17	M_C_DATA27	11,15,18	M_D_RAS*	16,20
M_B_DATA13	11,14,17	M_C_DATA28	11,15,18	M_D_RAS_R*	11,20
M_B_DATA14	11,14,17	M_C_DATA29	11,15,18	M_D_WE*	16,20
M_B_DATA15	11,14,17	M_C_DATA3	11,15,18	M_D_WE_R*	11,20
M_B_DATA16	11,14,17	M_C_DATA30	11,15,18	M_VREF	11,13-16
M_B_DATA17	11,14,17	M_C_DATA31	11,15,18	NC	11,13-18,23,24,28,33-35,37,42,44-46,48
M_B_DATA18	11,14,17	M_C_DATA4	11,15,18	NNMED_7_PBGA2_495_I35_EDGECTRLP	7
M_B_DATA19	11,14,17	M_C_DATA5	11,15,18	NNMED_7_PBGA2_495_I35_RTTIMPEDP	7
M_B_DATA2	11,14,17	M_C_DATA6	11,15,18	NV2A_INTA*	11,24
M_B_DATA20	11,14,17	M_C_DATA7	11,15,18	NV2X_TEST	11
M_B_DATA21	11,14,17	M_C_DATA8	11,15,18	OUTPUT_CLAMP_L	38,39
M_B_DATA22	11,14,17	M_C_DATA9	11,15,18	OUTPUT_CLAMP_R	38,39
M_B_DATA23	11,14,17	M_C_DQM0	11,15,18	OVERCRNT_1*	23,46
M_B_DATA24	11,14,17	M_C_DQM1	11,15,18	OVERCRNT_2*	23,46
M_B_DATA25	11,14,17	M_C_DQM2	11,15,18	OVERCRNT_3*	23,46
M_B_DATA26	11,14,17	M_C_DQM3	11,15,18	OVERCRNT_4*	23,46
M_B_DATA27	11,14,17	M_C_DQS	11,15,18	OVERCRNT_5*	23,47
M_B_DATA28	11,14,17	M_C_RAS*	15,20	PCI_RESET*	11,13,15,24,34,42
M_B_DATA29	11,14,17	M_C_RAS_R*	11,20	PLLVDD	11
M_B_DATA3	11,14,17	M_C_WE*	15,20	POWER_SW	48
M_B_DATA30	11,14,17	M_C_WE_R*	11,20	POWOK	31,48
M_B_DATA31	11,14,17	M_D_ADDR0	16,20	POWON	31,48
M_B_DATA4	11,14,17	M_D_ADDR1	16,20	RED_LED	48
M_B_DATA5	11,14,17	M_D_ADDR10	16,20	ROM_A0	24,45
M_B_DATA6	11,14,17	M_D_ADDR11	16,20	ROM_A1	24,45
M_B_DATA7	11,14,17	M_D_ADDR12	16,20	ROM_A10	24,45
M_B_DATA8	11,14,17	M_D_ADDR13	16,20	ROM_A11	24,45
M_B_DATA9	11,14,17	M_D_ADDR2	16,20	ROM_A12	24,45
M_B_DQM0	11,14,17	M_D_ADDR3	16,20	ROM_A13	24,45
M_B_DQM1	11,14,17	M_D_ADDR4	16,20	ROM_A14	24,45
M_B_DQM2	11,14,17	M_D_ADDR5	16,20	ROM_A15	24,45
M_B_DQM3	11,14,17	M_D_ADDR6	16,20	ROM_A16	24,45
M_B_DQS	11,14,17	M_D_ADDR7	16,20	ROM_A17	24,45
M_B_RAS*	14,19	M_D_ADDR8	16,20	ROM_A18	24,45
M_B_RAS_R*	11,19	M_D_ADDR9	16,20	ROM_A19	24,45
M_B_WE*	14,19	M_D_ADDR_R0	11,20	ROM_A2	24,45
M_B_WE_R*	11,19	M_D_ADDR_R1	11,20	ROM_A20	24,45
M_CD_CKE	15,16	M_D_ADDR_R10	11,20	ROM_A3	24,45
M_C_ADDR0	15,20	M_D_ADDR_R11	11,20	ROM_A4	24,45
M_C_ADDR1	15,20	M_D_ADDR_R12	11,20	ROM_A5	24,45
M_C_ADDR10	15,20	M_D_ADDR_R13	11,20	ROM_A6	24,45
M_C_ADDR11	15,20	M_D_ADDR_R2	11,20	ROM_A7	24,45
M_C_ADDR12	15,20	M_D_ADDR_R3	11,20	ROM_A8	24,45
M_C_ADDR13	15,20	M_D_ADDR_R4	11,20	ROM_A9	24,45
M_C_ADDR2	15,20	M_D_ADDR_R5	11,20	ROM_CE*	24,45
M_C_ADDR3	15,20	M_D_ADDR_R6	11,20	ROM_D0	24,45
M_C_ADDR4	15,20	M_D_ADDR_R7	11,20	ROM_D1	24,45
M_C_ADDR5	15,20	M_D_ADDR_R8	11,20	ROM_D2	24,45
M_C_ADDR6	15,20	M_D_ADDR_R9	11,20	ROM_D3	24,45
M_C_ADDR7	15,20	M_D_CAS*	16,20	ROM_D4	24,45
M_C_ADDR8	15,20	M_D_CAS_R*	11,20	ROM_D5	24,45
M_C_ADDR9	15,20	M_D_CLK	16,20	ROM_D6	24,45
M_C_ADDR_R0	11,20	M_D_CLK*	16,20	ROM_D7	24,45
M_C_ADDR_R1	11,20	M_D_CLK_R	11,20	ROM_OE*	24,45
M_C_ADDR_R10	11,20	M_D_CLK_R*	11,20	ROM_WE*	24,45
M_C_ADDR_R11	11,20	M_D_CS*0	11,16	RTC_XI	23
M_C_ADDR_R12	11,20	M_D_CS*1	11,16	RTC_XO	23
M_C_ADDR_R13	11,20	M_D_DATA0	11,16,18	SC1102_DH_R	29
M_C_ADDR_R2	11,20	M_D_DATA1	11,16,18	SC1102_OCSET	29
M_C_ADDR_R3	11,20	M_D_DATA10	11,16,18	SC1102_PHASE	29
M_C_ADDR_R4	11,20	M_D_DATA11	11,16,18	SC1102_VCC	29
M_C_ADDR_R5	11,20	M_D_DATA12	11,16,18	SC1110_DH	29
M_C_ADDR_R6	11,20	M_D_DATA13	11,16,18	SC1110_DL	29
M_C_ADDR_R7	11,20	M_D_DATA14	11,16,18	SMB_SCL	23,35,42,48
M_C_ADDR_R8	11,20	M_D_DATA15	11,16,18	SMB_SDA	23,35,42,48
M_C_ADDR_R9	11,20	M_D_DATA16	11,16,18	SMCRESET	48
M_C_CAS*	15,20	M_D_DATA17	11,16,18	SMC_CK_10M	28,48
M_C_CAS_R*	11,20	M_D_DATA18	11,16,18	SMC_CK_10M_R	28
M_C_CLK	15,20	M_D_DATA19	11,16,18	SMI	48
M_C_CLK*	15,20	M_D_DATA2	11,16,18	SPDIF	23,43
M_C_CLK_R	11,20	M_D_DATA20	11,16,18	STATUS	43
M_C_CLK_R*	11,20	M_D_DATA21	11,16,18	SYSRESET*	5,10,24,48

[PAGE_TITLE=CREF]

DRAWING
DVT.SCH_1.52
Fri Sep 01 07:28:20 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER	PAGE	REV
		52	0.13

TP26_NC1	47	TRAY_STATE2	48	UNNAMED_42_CX870_I80_P_9	42
TP26_NC2	47	UNNAMED_10_2X1SHDR_56P_IO1	10	UNNAMED_48_2X4HDR8_I36_IO2	48
TP37_FIELD	42	UNNAMED_10_2X1SHDR_56P_IO18	10	UNNAMED_48_2X4HDR8_I36_IO4	48
TP_BGA2_A4	5	UNNAMED_10_2X1SHDR_56P_IO5	10	UNNAMED_6_PBGA2_495_I27_BSEL0	6
TP_BGA2_A5	5	UNNAMED_10_2X1SHDR_56P_IO7	10	UNNAMED_6_PBGA2_495_I27_BSEL1	6
TP_BGA2_AA1	6	UNNAMED_10_2X1SHDR_56P_IO9	10	UNNAMED_6_PBGA2_495_I27_FLUSH	6
TP_BGA2_AA17	7	UNNAMED_13_MBT3904DUAL_I111_Q1B	13	UNNAMED_6_PBGA2_495_I27_PICD0	6
TP_BGA2_AA21	5	UNNAMED_13_MBT3904DUAL_I111_Q1C	13	UNNAMED_7_CAP-P_I29_A	7
TP_BGA2_AB1	6	UNNAMED_15_MBT3904DUAL_I110_Q1B	15	UNNAMED_7_CAP-P_I29_B	7
TP_BGA2_AB19	7	UNNAMED_15_MBT3904DUAL_I110_Q1C	15	UNNAMED_7_PBGA2_495_I35_SLP	7
TP_BGA2_AD20	7	UNNAMED_23_MCPX_I197_TEST	23	UNNAMED_7_PBGA2_495_I35_TESTHI	7
TP_BGA2_AD9	5	UNNAMED_23_MCPX_I198_LDT_RSET	23	UNNAMED_7_PBGA2_495_I35_TESTLO1	7
TP_BGA2_B4	5	UNNAMED_24_MCPX_I5_PCI_CLKFB	24	UNNAMED_7_PBGA2_495_I35_TESTLO2	7
TP_BGA2_C5	5	UNNAMED_25_ADP3158_I35_COMP	25	USBPWR_1	46
TP_BGA2_E6	5	UNNAMED_25_ADP3158_I35_CT	25	USBPWR_2	46
TP_BGA2_G4	7	UNNAMED_25_ADP3158_I35_FB1	25	USBPWR_3	46
TP_BGA2_H4	7	UNNAMED_25_ADP3158_I35_FB2	25	USBPWR_4	46
TP_BGA2_P20	6	UNNAMED_25_ADP3158_I35_VCC	25	USBPWR_5	47
TP_BGA2_P21	6	UNNAMED_25_ADP3158_I35_VID2	25	USBPWR_5RT	47
TP_BGA2_R21	6	UNNAMED_25_ADP3158_I35_VID3	25	USB_1	23, 45
TP_BGA2_T21	6	UNNAMED_25_CAP-P_I79_A	25	USB_1*	23, 45
TP_BGA2_U19	6	UNNAMED_25_FET_VREG_I82_GATE	25	USB_1FB	46
TP_BGA2_U21	5	UNNAMED_25_FET_VREG_I83_GATE	25	USB_1FB*	46
TP_BGA2_V18	6	UNNAMED_27_CAPN_I18_A	27	USB_1R	46
TP_BGA2_V20	6	UNNAMED_27_CAPN_I21_A	27	USB_1R*	46
TP_BGA2_V21	5	UNNAMED_27_FET_VREG_I39_GATE	27	USB_2	23, 45
TP_BGA2_W19	5	UNNAMED_27_INDUCTOR_I29_INA	27	USB_2*	23, 45
TP_BGA2_W2	6	UNNAMED_27_RESN_I12_B	27	USB_2FB	46
TP_BGA2_W21	5	UNNAMED_28_CAPN_I23_A	28	USB_2FB*	46
TP_BGA2_Y1	6	UNNAMED_28_CAPN_I3_A	28	USB_2R	46
TP_BGA2_Y2	6	UNNAMED_28_CAPN_I5_A	28	USB_2R*	46
TP_BGA2_Y21	5	UNNAMED_28_ICS_3_XCLK_I22_OE	28	USB_3	23, 45
TP_FANPWM2	48	UNNAMED_29_CAPN_I29_A	29	USB_3*	23, 45
TP_FBP1	47	UNNAMED_29_CAPN_I31_A	29	USB_3FB	46
TP_FBP2	47	UNNAMED_29_FET_VREG_I75_GATE	29	USB_3FB*	46
TP_FBP7	47	UNNAMED_29_RESN_I65_A	29	USB_3R	46
TP_FBP8	47	UNNAMED_29_RESN_I71_B	29	USB_3R*	46
TP_ITP_11	10	UNNAMED_33_CAPN_I1_A	33	USB_4	23, 45
TP_ITP_14	10	UNNAMED_33_DIOSOT23C_I7_A2	33	USB_4*	23, 45
TP_ITP_20	10	UNNAMED_34_LXT972_I16_CRS	34	USB_4FB	46
TP_ITP_22	10	UNNAMED_34_LXT972_I16_LED	34	USB_4FB*	46
TP_ITP_24	10	UNNAMED_34_LXT972_I16_MDDIS	34	USB_4R	46
TP_ITP_26	10	UNNAMED_34_LXT972_I16_RBIAS	34	USB_4R*	46
TP_ITP_28	10	UNNAMED_34_LXT972_I16_RXD	34	USB_5	23, 47
TP_ITP_30	10	UNNAMED_34_LXT972_I16_RXD_1	34	USB_5*	23, 47
TP_LAN_MDINIT	34	UNNAMED_34_LXT972_I16_RXD_2	34	USB_5FB	47
TP_LAN_TCK2	34	UNNAMED_34_LXT972_I16_RXD_3	34	USB_5FB*	47
TP_LAN_TDI2	34	UNNAMED_34_LXT972_I16_RX_CLK	34	USB_5R	47
TP_LAN_TDO2	34	UNNAMED_34_LXT972_I16_RX_DV	34	USB_5R*	47
TP_LAN_TDI_C	35	UNNAMED_34_LXT972_I16_RX_ER	34	USB_VREF	23
TP_LAN_TRST2	34	UNNAMED_34_LXT972_I16_TX_CLK	34	VBUSENB1	23, 45
TP_LAN_TSM2	34	UNNAMED_35_AT24C01_I28_WP	35	VBUSENB2	23, 46
TP_LPC_AD_0	23	UNNAMED_35_CAPN_I12_A	35	VBUSENB3	23, 46
TP_LPC_AD_1	23	UNNAMED_35_CAPN_I13_A	35	VBUSENB4	23, 46
TP_LPC_AD_2	23	UNNAMED_35_CAPN_I6_A	35	VBUSENB5	23, 47
TP_LPC_AD_3	23	UNNAMED_35_CAPN_I8_A	35	VID_NB_CK_13P5M	11, 28, 42
TP_LPC_FRAME*	23	UNNAMED_35_RESN_I32_B	35	VID_NB_CK_13P5M_R	28
TP_LPC_SERIRQ	23	UNNAMED_35_RESN_I33_B	35	VMODE0	43, 48
TP_MCPX_TCK0	24	UNNAMED_37_CAP-P_I62_A	37	VMODE1	43, 48
TP_MCPX_TCK1	24	UNNAMED_37_RESN_I91_A	37	VMODE2	43, 48
TP_MCPX_TDE0	24	UNNAMED_37_RESN_I93_B	37	VREG_1P5_GATE	25, 30
TP_MCPX_TDE1	24	UNNAMED_38_NPN_I26_B	38	VREG_2P5_GATE	25, 30
TP_MCPX_TDI0	24	UNNAMED_38_NPN_I29_B	38	VREG_CSNR	25
TP_MCPX_TDI1	24	UNNAMED_39_CAP-P_I125_A	39	VREG_CSP	25
TP_MCPX_TDO0	24	UNNAMED_39_CAP-P_I125_B	39	VREG_CSP_R_PN1	25
TP_MCPX_TDO1	24	UNNAMED_39_CAP-P_I126_A	39	VREG_FETDRVA	25
TP_MCPX_TMS0	24	UNNAMED_39_CAP-P_I126_B	39	VREG_FETDRVA_FETDRVB_PN1	25
TP_MCPX_TMS1	24	UNNAMED_39_CAP-P_I143_A	39	VREG_FETDRVB	25
TP_MCPX_TRST0	24	UNNAMED_39_CAP-P_I144_A	39	VREG_VBAT_R	33
TP_MCPX_TRST1	24	UNNAMED_39_CAPN_I129_A	39	VREG_VCCP_R_C_PN1	25
TP_PRIIDE_32	36	UNNAMED_39_CAPN_I131_B	39	V_1P25_MEMVTT	17, 18, 21, 29
TP_PRIIDE_34	36	UNNAMED_39_CAPN_I141_A	39	V_1P5	11, 22-24, 27
TP_PRIIDE_39	36	UNNAMED_39_CAPN_I142_A	39	V_1P5_VTT	5-7, 9-11, 22, 25, 30, 42
TP_RB0INT_21	48	UNNAMED_39_CAPN_I147_A	39	V_1P75_CPUCORE	7, 8, 25, 26
TP_SC1110_14	29	UNNAMED_39_CAPN_I22_B	39	V_2P5	5, 11, 13-16, 21, 22, 25, 29, 30, 33
TP_SC1110_4	29	UNNAMED_39_CAPN_I23_B	39	V_3P0_BAT_VREG	33, 33
TP_U1001_91	13	UNNAMED_40_CAP-P_I77_A	40	V_3P3_STBY	31, 48
TP_U1001_93	13	UNNAMED_40_CAP-P_I78_A	40	V_5P0_FILTERED	27, 29
TP_U1002_91	13	UNNAMED_40_CAPN_I32_A	40	V_CLKREF	7
TP_U1002_93	13	UNNAMED_40_CAPN_I70_A	40	V_CMOSREF	7
TP_U1101_91	14	UNNAMED_40_CAPN_I84_A	40	V_DVO_FB	42
TP_U1101_93	14	UNNAMED_42_CAPN_I131_A	42	V_GTLREF	7, 24
TP_U1102_91	14	UNNAMED_42_CX870_I80_CLKIN	42	V_GTLREF_1P0	11
TP_U1102_93	14	UNNAMED_42_CX870_I80_P_1	42	V_LAN_3P3V	34, 35
TP_U1201_91	15	UNNAMED_42_CX870_I80_P_10	42		
TP_U1201_93	15	UNNAMED_42_CX870_I80_P_11	42		
TP_U1202_91	15	UNNAMED_42_CX870_I80_P_12	42		
TP_U1202_93	15	UNNAMED_42_CX870_I80_P_2	42		
TP_U1301_91	16	UNNAMED_42_CX870_I80_P_3	42		
TP_U1301_93	16	UNNAMED_42_CX870_I80_P_4	42		
TP_U1302_91	16	UNNAMED_42_CX870_I80_P_5	42		
TP_U1302_93	16	UNNAMED_42_CX870_I80_P_6	42		
TRAY_STATE0	48	UNNAMED_42_CX870_I80_P_7	42		
TRAY_STATE1	48	UNNAMED_42_CX870_I80_P_8	42		

[PAGE_TITLE=CREF]

DRAWING
DVT.SCH_1.53
Fri Sep 01 07:28:14 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER	PAGE	REV
		53	0.13