



LAST USED  
C219V  
C2401V  
J202V  
R202V

[PAGE\_TITLE=DUT POWER CONNECTOR]

ROOM=UREG\_PWR\_CONN  
BOM=UREG\_PWR\_CONN  
UNLESS OTHERWISE SPECIFIED



POWER CONNECTOR DECOUPLING  
BOM = UREG\_CORE





DRAWING  
DUT\_SCH\_1\_31  
Fri Sep 01 07:29:56 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER XXXXXXX	PAGE 31	REV 0.13
-----------------------	----------------------------	------------	-------------

LAST USED  
C0456U

UREG\_Pwr0111

BOM = UREG\_CORE  
ROOM = UREG\_BULK  
UNLESS OTHERWISE SPECIFIED



BULK DECOUPLING

[PAGE\_TITLE=BULK DECOUPLING]


DRAWING  
DVT\_SCH\_1.32  
Fri Sep 01 07:29:51 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER XXXXXX	PAGE 32	REV 0.13
-----------------------	---------------------------	------------	-------------

LAST USED:  
 BT501V  
 CS01V  
 CR501V  
 RS01V

UNLESS OTHERWISE SPECIFIED  
 ROOM = UREG\_UBAT  
 BOM = UREG\_CORE

TO BE CHANGED



CAD NOTE: DO NOT PLACE BATTERY NEAR MOUNTING HOLES, GROUND OR VIAS


BATTERY

[PAGE\_TITLE=BATTERY]

DRAWING  
 DWT\_SCH\_1.33  
 Fri Sep 01 07:29:47 2000


INTEL CONFIDENTIAL	DOCUMENT NUMBER XXXXXXX	PAGE 33	REV 0.13
-----------------------	----------------------------	------------	-------------

# LEVEL 1 LXT972



KEEP AS SHORT AS POSSIBLE  
 USE 5/7/8 MIL SPACING WITH A  
 MINIMUM OF 30 MILS BETWEEN PAIRS



[PAGE\_TITLE=LAN LXT972]






DRAWING  
 DUT. SCH. 1. 34  
 Fri Sep 01 07:29:42 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER XXXXXXX	PAGE 34	REV 0.13
-----------------------	----------------------------	------------	-------------

### RJ45 SP JACK




### SMBUS DIAGRAM



[PAGE\_TITLE=LAN MISC/SMBUS DIAG]

DRAWING  
DUT. SCH.1.35  
Fri Sep 01 07:29:38 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER XXXXXXX	PAGE 35	REV 0.13
-----------------------	----------------------------	------------	-------------



PRIMARY IDE CONNECTOR


[PAGE\_TITLE=IDE]

DRAWING  
DVT\_SCH\_1\_35  
Fri Sep 01 07:29:33 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER XXXXXX	PAGE 36	REV 0.13
-----------------------	---------------------------	------------	-------------

LAST\_USED:  
 NO RESISTOR  
 NO CAPACITOR  
 NO RES PAK  
 NO TEST POINT

ATTRIBUTES:  
 BOM=AUDIO  
 ROOM=AUD\_CODEC




[PAGE\_TITLE=AUDIO CODEC]

DRAWING  
 DWT\_SCH\_1\_37  
 Fri Sep 01 07:29:28 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER XXXXXXX	PAGE 37	REV 0.13
-----------------------	----------------------------	------------	-------------

ATTRIBUTES:  
BOM=AUDIO  
ROOM=AUD\_AMP



(MODULE=AUDIO)

(SOLUTION=AUDIO\AUDIO--372)

(MOD\_PAGE=PAGE27) (MOD\_REV=0, 66C)


(PAGE\_TITLE=AUDIO NO POP)  
(LAST\_MAKEGOLD: 6/27/00 1:10:42 AM)

DRAWING  
DWT\_SCH\_1\_38  
Fri Sep 01 07:29:24 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER XXXXXXX	PAGE 38	REV 0.13
-----------------------	----------------------------	------------	-------------







AUDIO VREG AND BIAS

(PAGE\_TITLE=AUDIO VREG AND BIAS)

DRAWING  
 DUT. SCH.1.40  
 Fri Sep 01 07:29:15 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER XXXXXX	PAGE 40	REV 1
-----------------------	---------------------------	------------	----------

D

D

C

C

B

B

A

A


BLANK PAGE

[PAGE\_TITLE=BLANK PAGE]

DRAWING  
DWT\_SCH\_1.41  
Fri Sep 1 08:19:02 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER XXXXXXX	PAGE 41	REV
-----------------------	----------------------------	------------	-----






[PAGE\_TITLE=AV CONNECTOR]

DRAWING  
 DUT. SCH.1.43  
 Fri Sep 01 07:29:00 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER XXXXXXX	PAGE 43	REV 0.13
-----------------------	----------------------------	------------	-------------










### LABELS



1375X250\_TARGET

INTEL INTELLIGENT SERIAL NUMBER TARGET.


### MOUNTING HOLES



[PAGE\_TITLE=LABELS]

DRAWING  
DUT\_SCH\_1\_44  
Fri Sep 01 07:28:56 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER XXXXXXX	PAGE 44	REV 0.13
-----------------------	----------------------------	------------	-------------




X-BUS FLASH

ROOM = FLASH BOM = ISA\_FLASH

[PAGE\_TITLE=FLASH]

DRAWING  
DVT. SCH. 1. 45  
Fri Sep 01 07:28:51 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER XXXXXXX	PAGE 45	REV 0.13
-----------------------	----------------------------	------------	-------------




[PAGE\_TITLE=USG\_PWR\_SWITCH\_FRONT]

DRAWING  
DWT\_SCH\_1\_46  
Fri Sep 01 07:28:47 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER XXXXXX	PAGE 46	REV 0.13
-----------------------	---------------------------	------------	-------------











[PAGE\_TITLE=USB\_PWR\_SWITCH\_BACK]

DRAWING  
DVT\_SCH\_1.47  
Fri Sep 01 07:28:42 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER XXXXXXX	PAGE 47	REV 0.13
-----------------------	----------------------------	------------	-------------



PIC16C63A  
FAN CONTROL  
FRONT PANEL CONN  
DVD PWR CNTL CONN

[PAGE\_TITLE=PIC/FAN/DVD PWR/FRONT PANEL]

DRAWING  
DWT\_SCH\_1\_48  
Fri Sep 01 07:28:38 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER XXXXXXX	PAGE 48	REV 0.13
-----------------------	----------------------------	------------	-------------

D

D

C

C

B

B

A

A

BLANK PAGE

[PAGE\_TITLE=BLANK PAGE]

DRAWING  
DWT\_SCH\_1\_49  
Fri Sep 1 08:19:02 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER XXXXXXX	PAGE 49	REV 1
-----------------------	----------------------------	------------	----------



SIGNAL NAME AND CORRESPONDING PAGE LOCATION (TOTAL 984 NETS, 979 SHOWN)

the following signals are purposely omitted:

- +12V
- 12V
- GND
- VCC
- VCC3

G_U_REGULATED	40	HD_R_PDD7	5	H_D*55	11	IDE_PRI_RST_R*	36	M_A_ADDR6	13
AUD_SU_ANALOG	40	HD_R_PDD8	5	H_D*56	11	IDE_RST*	36	M_A_ADDR7	13
AUD_BCLK	37	HD_R_PDD9	5	H_D*57	11	LAN_ACTIVITY_LINK	34	M_A_ADDR8	13
AUD_CK_24M	37			H_A*10	11	LAN_ADDR0	34	M_A_ADDR9	13
AUD_CK_24M_R	37			H_A*11	11	LAN_CK_25M	34	M_A_ADDR_R0	11
AUD_CLAMP	46			H_A*12	11	LAN_CK_25M_R	34	M_A_ADDR_R1	11
AUD_LINEOUT_L	43			H_A*13	11	LAN_CLK_25M_RX	34	M_A_ADDR_R11	11
AUD_LINEOUT_R	43			H_A*14	11	LAN_LEVEL1_TX_SLEW0	44	M_A_ADDR_R11	11
AUD_LINK_BCLK_CODEC_R	43			H_A*15	11	LAN_LEVEL1_TX_SLEW1	44	M_A_ADDR_R11	11
AUD_LINK_SDI_CODEC_R	7			H_A*16	11	LAN_MII_COL	44	M_A_ADDR_R11	11
AUD_RST*	37			H_A*17	11	LAN_MII_CRS	44	M_A_ADDR_R11	11
AUD_SDI0	37			H_A*18	11	LAN_MII_CRS_DU	44	M_A_ADDR_R11	11
AUD_SDI1	37			H_A*19	11	LAN_MII_RX_ER	44	M_A_ADDR_R11	11
AUD_SYNC	37			H_A*20	11	LAN_MII_TX_EN	44	M_A_ADDR_R11	11
AUD_TRANSIENT_CTRL	37			H_A*21	11	LAN_RD_NZ	44	M_A_ADDR_R11	11
AUD_TR_CTRL_D1_P36	36			H_A*22	11	LAN_RD_P	44	M_A_ADDR_R11	11
AUD_TR_CTRL_D2_P36	36			H_A*23	11	LAN_SPEFD	44	M_A_ADDR_R11	11
AUD_TR_CTRL_D3_P36	36			H_A*24	11	LAN_TD_NZ	44	M_A_ADDR_R11	11
BGA2_BREQ00_C6	11			H_A*25	11	LAN_TD_P	44	M_A_ADDR_R11	11
BIAS_L	40			H_A*26	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
BIAS_R	40			H_A*27	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
CK_H_133M_CPU	11			H_A*28	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
CK_H_133M_FB	11			H_A*29	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
CK_H_PICCLK	11			H_A*30	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
CK_H_TP_133M	11			H_A*31	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
CSYNC	46			H_A*32	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
CSYNC_1	46			H_A*33	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
CSYNC_2	46			H_A*34	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
CSYNC_3	46			H_A*35	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
CSYNC_4	46			H_A*36	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DACB_A_F	43			H_A*37	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DACB_Y_F	43			H_A*38	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DACB_C_F	43			H_A*39	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DACB_C_F	43			H_A*40	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DACC_UCART	43			H_A*41	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DACC_UCART_F	43			H_A*42	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DACD_CVB5	43			H_A*43	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DACD_CVB5_F	43			H_A*44	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVEJECT	4			H_D*0	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVD_ACTIVE	4			H_D*1	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVO_BLANK*	4			H_D*2	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVO_CLKO	4			H_D*3	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVO_CLKOR	4			H_D*4	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVO_CLKIN	4			H_D*5	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVO_COMP	4			H_D*6	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVO_D1	4			H_D*7	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVO_D10	4			H_D*8	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVO_D11	4			H_D*9	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVO_D12	4			H_D*10	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVO_D2	4			H_D*11	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVO_D3	4			H_D*12	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVO_D4	4			H_D*13	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVO_D5	4			H_D*14	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVO_D6	4			H_D*15	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVO_D7	4			H_D*16	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVO_D8	4			H_D*17	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVO_D9	4			H_D*18	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVO_FSADJ	4			H_D*19	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVO_HSYNC*	4			H_D*20	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVO_RESET_LR*	4			H_D*21	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVO_VBIAS	4			H_D*22	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVO_VDD_VREFR	4			H_D*23	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVO_VREF	4			H_D*24	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVO_VSYNC*	4			H_D*25	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVO_XTALBFO_R	4			H_D*26	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
DVO_XTLBFO	4			H_D*27	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
EJECT_SW	4			H_D*28	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
FANPM1	4			H_D*29	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
FANPM1_DRV	4			H_D*30	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
FANPM1_R	4			H_D*31	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
FWENB	4			H_D*32	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
GREEN_LED	4			H_D*33	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
HD_R_PDD0	4			H_D*34	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
HD_R_PDD1	4			H_D*35	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
HD_R_PDD10	4			H_D*36	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
HD_R_PDD11	4			H_D*37	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
HD_R_PDD12	4			H_D*38	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
HD_R_PDD13	4			H_D*39	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
HD_R_PDD14	4			H_D*40	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
HD_R_PDD15	4			H_D*41	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
HD_R_PDD2	4			H_D*42	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
HD_R_PDD3	4			H_D*43	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
HD_R_PDD4	4			H_D*44	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
HD_R_PDD5	4			H_D*45	11	LAN_TDRDY*	34	M_A_ADDR_R11	11

H_D*55	11	IDE_RST*	36	M_A_ADDR6	13
H_D*56	11	LAN_ACTIVITY_LINK	34	M_A_ADDR7	13
H_D*57	11	LAN_ADDR0	34	M_A_ADDR8	13
H_A*10	11	LAN_CK_25M	34	M_A_ADDR_R0	11
H_A*11	11	LAN_CK_25M_R	34	M_A_ADDR_R1	11
H_A*12	11	LAN_CLK_25M_RX	34	M_A_ADDR_R11	11
H_A*13	11	LAN_LEVEL1_TX_SLEW0	44	M_A_ADDR_R11	11
H_A*14	11	LAN_LEVEL1_TX_SLEW1	44	M_A_ADDR_R11	11
H_A*15	11	LAN_MII_COL	44	M_A_ADDR_R11	11
H_A*16	11	LAN_MII_CRS	44	M_A_ADDR_R11	11
H_A*17	11	LAN_MII_CRS_DU	44	M_A_ADDR_R11	11
H_A*18	11	LAN_MII_RX_ER	44	M_A_ADDR_R11	11
H_A*19	11	LAN_MII_TX_EN	44	M_A_ADDR_R11	11
H_A*20	11	LAN_RD_NZ	44	M_A_ADDR_R11	11
H_A*21	11	LAN_RD_P	44	M_A_ADDR_R11	11
H_A*22	11	LAN_SPEFD	44	M_A_ADDR_R11	11
H_A*23	11	LAN_TD_NZ	44	M_A_ADDR_R11	11
H_A*24	11	LAN_TD_P	44	M_A_ADDR_R11	11
H_A*25	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_A*26	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_A*27	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_A*28	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_A*29	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_A*30	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_A*31	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_A*32	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_A*33	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_A*34	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_A*35	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_A*36	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_A*37	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_A*38	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_A*39	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_A*40	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_A*41	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_A*42	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_A*43	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_A*44	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_A*45	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*0	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*1	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*2	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*3	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*4	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*5	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*6	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*7	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*8	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*9	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*10	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*11	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*12	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*13	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*14	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*15	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*16	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*17	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*18	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*19	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*20	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*21	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*22	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*23	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*24	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*25	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*26	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*27	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*28	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*29	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*30	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*31	11	LAN_TDRDY*	34	M_A_ADDR_R11	11
H_D*32	11	LAN_TDRDY*	34		



```

TP25_NC1 47 TRAY_STATE2 49 UNNAMED_42_CX870_I80_P_9 42
TP25_NC2 47 UNNAMED_10_2X15HDR_56P_I01 100 UNNAMED_48_2X4HDR8_135_I02 40
TP27_FIELD 47 UNNAMED_10_2X15HDR_56P_I01B 100 UNNAMED_10_2X4HDR8_135_I04 40
TP_BGA2_A4 100 UNNAMED_10_2X15HDR_56P_I05 100 UNNAMED_6_PBBGA2_495_I27_BSEL0 60
TP_BGA2_A5 100 UNNAMED_10_2X15HDR_56P_I07 100 UNNAMED_6_PBBGA2_495_I27_BSEL1 60
TP_BGA2_AA1 100 UNNAMED_10_2X15HDR_56P_I09 100 UNNAMED_6_PBBGA2_495_I27_FLUSH 60
TP_BGA2_AA17 100 UNNAMED_10_MBT3904DUAL_I111_O1B 100 UNNAMED_6_PBBGA2_495_I27_PICD0 60
TP_BGA2_AB1 100 UNNAMED_10_MBT3904DUAL_I110_O1B 100 UNNAMED_7_CAP_P_I29_A 7
TP_BGA2_AB10 100 UNNAMED_10_MBT3904DUAL_I110_O1C 100 UNNAMED_7_CAP_P_I29_B 7
TP_BGA2_AD0 100 UNNAMED_23_MCPX_1197_TEST 100 UNNAMED_7_PBBGA2_495_I35_SLP 7
TP_BGA2_AD00 100 UNNAMED_23_MCPX_1198_LDI_RSET 100 UNNAMED_7_PBBGA2_495_I35_TESTHT 7
TP_BGA2_B4 100 UNNAMED_24_MCPX_15_PCI_CLKFB 100 UNNAMED_7_PBBGA2_495_I35_TESTL02 7
TP_BGA2_C5 100 UNNAMED_10_APP3158_135_COMP 100 USBPW1_I 46
TP_BGA2_E6 100 UNNAMED_10_APP3158_135_CT 100 USBPW1_0 46
TP_BGA2_G4 100 UNNAMED_10_APP3158_135_CFB 100 USBPW1_1 46
TP_BGA2_H4 100 UNNAMED_10_APP3158_135_FB2 100 USBPW1_4 46
TP_BGA2_P20 100 UNNAMED_10_APP3158_135_UCC 100 USBPW1_5 47
TP_BGA2_P21 100 UNNAMED_10_APP3158_135_VID3 100 USBPW1_SRT 47
TP_BGA2_R21 100 UNNAMED_10_APP3158_135_VID3 100 USB_1 47
TP_BGA2_U1 100 UNNAMED_10_CAP_P_179_A 100 USB_1* 46
TP_BGA2_U19 100 UNNAMED_10_FET_VREG_I92_GATE 100 USB_1FB 46
TP_BGA2_U21 100 UNNAMED_10_FET_VREG_I93_GATE 100 USB_1FB* 46
TP_BGA2_U19 100 UNNAMED_10_CAPN_118_A 100 USB_1R 46
TP_BGA2_U20 100 UNNAMED_10_CAPN_121_A 100 USB_1R* 46
TP_BGA2_U21 100 UNNAMED_10_FET_VREG_I39_GATE 100 USB_2 46
TP_BGA2_U19 100 UNNAMED_10_INDUCTOR_I29_INA 100 USB_2* 46
TP_BGA2_U20 100 UNNAMED_10_RE5N_112_B 100 USB_2FB 46
TP_BGA2_U21 100 UNNAMED_10_CAPN_123_A 100 USB_2FB* 46
TP_BGA2_Y1 100 UNNAMED_10_CAPN_14_A 100 USB_2R 46
TP_BGA2_Y2 100 UNNAMED_10_CAPN_15_A 100 USB_2R* 46
TP_BGA2_Y21 100 UNNAMED_10_IC5_XCLK_I22_OC 100 USB_3 46
TP_FANFWM2 44 UNNAMED_100_CAPN_129_A 100 USB_3* 46
TP_FBP1 47 UNNAMED_100_CAPN_131_A 100 USB_3FB 46
TP_FBP2 47 UNNAMED_100_FET_VREG_I75_GATE 100 USB_3FB* 46
TP_FBP7 47 UNNAMED_100_RE5N_165_A 100 USB_3R 46
TP_FBP8 47 UNNAMED_100_RE5N_171_B 100 USB_3R* 46
TP_ITD_11 10 UNNAMED_100_CAPN_11_A 100 USB_4 46
TP_ITD_14 10 UNNAMED_100_DIOS0123C_I7_A2 100 USB_4* 46
TP_ITD_20 100 UNNAMED_34_LXT972_I16_CRS 100 USB_4FB 46
TP_ITD_20 100 UNNAMED_34_LXT972_I16_LFD 100 USB_4FB* 46
TP_ITD_20 100 UNNAMED_34_LXT972_I16_PBD1 100 USB_4R 46
TP_ITD_20 100 UNNAMED_34_LXT972_I16_RB1A 100 USB_4R* 46
TP_ITD_20 100 UNNAMED_34_LXT972_I16_RXD 100 USB_5 47
TP_ITD_30 100 UNNAMED_34_LXT972_I16_RXD_1 100 USB_5* 47
TP_LAN_MDIIN1 100 UNNAMED_34_LXT972_I16_RXD_2 100 USB_5FB 47
TP_LAN_TCK 100 UNNAMED_34_LXT972_I16_RXD_3 100 USB_5FB* 47
TP_LAN_TD0 100 UNNAMED_34_LXT972_I16_RXD_CLK 100 USB_5R 47
TP_LAN_TD02 100 UNNAMED_34_LXT972_I16_RX_DU 100 USB_5R* 47
TP_LAN_TD_C 100 UNNAMED_34_LXT972_I16_RX_FR 100 USB_VREF 46
TP_LAN_TRST2 100 UNNAMED_34_LXT972_I16_TX_CLK 100 USBSEN5B 46
TP_LAN_TSM 100 UNNAMED_100_AT2401_I22_WP_CLK 100 USBSEN5B0 46
TP_LL_AD_0 100 UNNAMED_100_CAPN_112_B 100 USBSEN5B1 46
TP_LL_AD_1 100 UNNAMED_100_CAPN_113_B 100 USBSEN5B4 46
TP_LL_AD_2 100 UNNAMED_100_CAPN_116_B 100 USBSEN5B5 46
TP_LL_AD_3 100 UNNAMED_100_CAPN_147_B 100 VID_NB_CK_13PSM 47
TP_LL_FRAME* 100 UNNAMED_100_RE5N_192_B 100 VID_NB_CK_13PSM_R 20, 42
TP_LL_SERIRQ 100 UNNAMED_100_RE5N_133_B 100 VMODE0 49
TP_MCPX_TCK0 100 UNNAMED_100_CAP_P_162_A 100 VMODE1 49
TP_MCPX_TCK1 100 UNNAMED_100_RE5N_175_B 100 VMODE2 49
TP_MCPX_TDE0 100 UNNAMED_100_RE5N_193_B 100 VREF_1PS_GATE 49
TP_MCPX_TDE1 100 UNNAMED_100_NFN_I26_B 100 VREG_12PS_GATE 30
TP_MCPX_TDI0 100 UNNAMED_100_NFN_I29_B 100 VREG_CSNR 30
TP_MCPX_TDI1 100 UNNAMED_100_CAP_P_1120_L 100 VREG_CSP 30
TP_MCPX_TDO0 100 UNNAMED_100_CAP_P_1120_D 100 VREG_FETDRVA 30
TP_MCPX_TDO1 100 UNNAMED_100_CAP_P_1126_D 100 VREG_FETDRVA_FETDRVB_PN1 30
TP_MCPX_TMS0 100 UNNAMED_100_CAP_P_1143_L 100 VREG_FETDRVB 30
TP_MCPX_TMS1 100 UNNAMED_100_CAP_P_1144_L 100 VREG_VBAT_R 30
TP_MCPX_TMS11 100 UNNAMED_100_CAPN_1123_B 100 VREG_VCCP_R_C_PN1 30
TP_PRIIDE_0 100 UNNAMED_100_CAPN_1131_B 100 V_1P25_MEMUTT 17, 18, 21, 29
TP_PRIIDE_1 100 UNNAMED_100_CAPN_1141_B 100 V_1P90 11, 20, 24, 27
TP_PRIIDE_2 100 UNNAMED_100_CAPN_1143_B 100 V_1P90_UTT 5, 7, 9, 11, 22, 25, 30, 42
TP_RB0IN 100 UNNAMED_100_CAPN_147_B 100 V_1P75_CPUCORE 5, 8, 25, 26
TP_SC1110_14 100 UNNAMED_100_CAPN_122_B 100 V_2PS 5, 11, 13-16, 21, 22, 25, 29, 30, 33
TP_SC1110_4 100 UNNAMED_100_CAPN_123_B 100 V_3PS0_BAT_VREG 23, 33
TP_U1001_01 100 UNNAMED_40_CAP_P_177_B 40 V_3PS3_STBY 31, 40
TP_U1001_01 100 UNNAMED_40_CAP_P_178_B 40 V_BAT_FILTERED 40
TP_U1002_01 100 UNNAMED_40_CAPN_132_A 40 V_CLKREF 27, 29
TP_U1002_03 100 UNNAMED_40_CAPN_170_A 40 V_CMOSREF 7
TP_U101_01 14 UNNAMED_40_CAPN_164_A 40 V_DVO_FB 42
TP_U101_01 14 UNNAMED_42_CAPN_1131_A 40 V_GTLREF 7, 24
TP_U101_01 14 UNNAMED_42_CX870_I80_CLKIN 40 V_GTLREF_1P0 11
TP_U101_01 14 UNNAMED_42_CX870_I80_P_1 40 U_LAN_3P3V 34, 35
TP_U101_01 14 UNNAMED_42_CX870_I80_P_10 40
TP_U101_01 14 UNNAMED_42_CX870_I80_P_11 40
TP_U101_01 14 UNNAMED_42_CX870_I80_P_12 40
TP_U101_01 14 UNNAMED_42_CX870_I80_P_13 40
TP_U101_01 14 UNNAMED_42_CX870_I80_P_14 40
TP_U101_01 14 UNNAMED_42_CX870_I80_P_15 40
TP_U101_01 14 UNNAMED_42_CX870_I80_P_16 40
TRAY_STATE0 46 UNNAMED_42_CX870_I80_P_1 40
TRAY_STATE1 46 UNNAMED_42_CX870_I80_P_1 40
    
```

[PAGE\_TITLE=CREF]

DRAWING  
DWT\_SCH\_1\_53  
Fri Sep 01 07:28:14 2000

INTEL CONFIDENTIAL	DOCUMENT NUMBER 53	PAGE 53	REV 0.13
-----------------------	-----------------------	------------	-------------